



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/332,726	06/14/1999	PAUL STEPHAN BEDROSIAN	7	3263
7590 06/28/2004			EXAMI	NER
JOSEPH B RYAN			GEORGE, KEITH M	
RYAN & MASON LLP 90 FOREST AVENUE			ART UNIT	PAPER NUMBER
	LOCUST VALLEY, NY 11560		2663	10
			DATE MAILED: 06/28/2004	12

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summary	09/332,726	BEDROSIAN, PAUL STEPHAN				
omoc Action Cummury	Examiner	Art Unit				
The MAILING DATE of this communicate	Keith M. George	2663				
Period for Reply	on appears on the cover sheet w	nin the correspondence address				
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICA' - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communicatif the period for reply specified above is less than thirty (30) day if NO period for reply is specified above, the maximum statutor Failure to reply within the set or extended period for reply will, I Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	TION. 'CFR 1.136(a). In no event, however, may a ation. ys, a reply within the statutory minimum of thi y period will apply and will expire SIX (6) MO by statute, cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. NBANDONED (35 U.S.C. § 133).				
Status	·					
1) Responsive to communication(s) filed on	n <u>07 April 200</u> 4.					
2a) This action is FINAL . 2b)						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) Claim(s) 1-22 is/are pending in the applied 4a) Of the above claim(s) is/are with 5) □ Claim(s) is/are allowed. 6) □ Claim(s) 1-22 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction	vithdrawn from consideration.					
Application Papers						
9) The specification is objected to by the Ex	kaminer.					
10)⊠ The drawing(s) filed on <u>14 June 1999</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by	•					
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for the a) All b) Some * c) None of: 1. Certified copies of the priority document of the copies of the priority document of the certified copies of the application from the International * See the attached detailed Office action for the certified copies of the certified copies of the application from the International	cuments have been received. cuments have been received in a he priority documents have been Bureau (PCT Rule 17.2(a)).	Application No n received in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-3) Information Disclosure Statement(s) (PTO-1449 or PTO Paper No(s)/Mail Date	948) Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 				

Art Unit: 2663

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 9 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Itri, U.S. Patent 5,864,592, hereinafter Itri.
- 3. Referring to claims 1, 9 and 17, Itri teaches a timing recovery system for digital subscriber line transceivers. This system, described in reference to figure 5, contains a master timing source (figure 5, master clock) (external timing reference) supplied by the central office and the remote terminal (receiver) derives the timing information from the received signal (transmitter generating a digital subscriber line transport signal including frequency and phase information) (column 1, lines 28-50 and column 5, lines 27-44). It is also clearly taught in figure 5 that a command signal (depicted by dashed line 208) representing the phase error detected by detector 206, is communicated via transceiver 3 transmitter over channel 1 (preferably within a frame overhead field) (a payload signal and a transmitter-side timing reference signal) (column 5, lines 30-34). Itri also teaches in more detail in figures 4A and 4B the phase control block taught in figure 3. The phase control circuit in figure 4A contains a numerically controlled oscillator (120) that should be considered as a specific type of phase adjust circuit whose function is analogous to the phase adjust circuit 100 of Figure 4B (local oscillator in the

Application/Control Number: 09/332,726 Page 3

Art Unit: 2663

transmitter adapted to receive the transmitter-side timing reference signal as an external timing reference) (column 4, lines 35-42). Itri teaches all of these components in block diagram form and possibly fails to teach that the phase adjust and phase error detect blocks shown in figure 5 are part of the transmitter. However, one of ordinary skill in the art would clearly understand that the left side of figure 5 is the central office station and all of the components under that heading can be grouped together as the "transmitter". One of ordinary skill in the art would be motivated to do this because individual blocks of block diagrams are commonly used in the art to represent different functions but do not necessarily represent separate components.

- 4. Referring to claims 2, 3, 5, 10, 11, 13 18, 19 and 21, Itri teaches the system described in reference to claims 1, 9 and 17 above and also clearly teaches that in a High Bit-Rate Digital Subscriber Line (HDSL) system, a 1.544 Mbit/sec T-1 (DS1) data stream is transmitted over two channels each operating at a rate of 784 Kbit/sec (column 1, lines 19-22). It is clear from the remaining teachings of Itri that one of the intended uses of the invention is to operate in an HDSL system as described.
- 5. Referring to claims 6, 14 and 22, Itri teaches the system described in reference to claims 1, 9 and 17 above and also clearly teaches that a phase error detector detects the phase error and a command signal representing the phase error detected (synchronization status message) is communicated to a phase adjust circuit (column 5, lines 27-35).
- 6. Claims 4, 12 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Itri in view of Near et al., U.S. Patent 5,068,877, hereinafter Near. Itri teaches the system described in reference to claims 1 and 9 above with the possible exception of using stratum 1 traceable synchronization information. Near teaches a method for synchronizing interconnected digital

Art Unit: 2663

equipment and further teaches the basic concept of the stratum level. The stratum level refers to four defined levels of clock performance (1 through 4) as defined in standards documents such as in ANSI T1.101-1987. Smaller stratum level numbers represent more accurate timing performance. Particularly, a stratum 1 clock occupies the highest level in the synchronization hierarchy and is known as the frequency reference (common time base) for the entire synchronization network. It is a primary frequency standard with a minimum accuracy defined to be better than 1 X 10⁻¹¹. At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use a master clock at the highest stratum level (master clock in figure 5 of Itri) (Near, column 2, lines 25-26). One of ordinary skill in the art would have been motivated to use a stratum 1 timing reference as taught by Near would help to avoid timing or synchronization errors. Typical problems resulting from timing or synchronization errors can vary from exchange of incorrect or incomplete information to complete blockage and communication failure of the network (Near, column 1, lines 50-53).

7. Claims 7, 8, 15 and 16 rejected under 35 U.S.C. 103(a) as being unpatentable over Itri in view of Narasimha et al., U.S. Patent 5,638,379, hereinafter Narasimha. Itri teaches the system described in reference to claims 1 and 9 above with the possible exception of a timing reference signal generated by a building integrated timing supply having GPS capability and a transmitted clock is generated by an add-drop multiplexer associated with the transmitter. Narasimha teaches that in a digital network, there is a plurality of primary reference source checks implemented using GPS receiver technology (column 1, lines 30-34). Narasimha also teaches that the frame start signal and the line clock can be obtained from an add-drop multiplexer (column 4, lines 18-20). At the time the invention was made, it would have been obvious to a

Art Unit: 2663

person of ordinary skill in the art to utilize the GPS and ADM teachings of Narasimha in the

system of Itri. One of ordinary skill in the art would have been motivated to do this because in a

typical digital network, there area plurality of primary reference source checks called PRS

checks. Typically, the PRS clocks are implemented using cesium beam or GPS receiver

technology. The PRS clocks serve as master clocks and provide a timing reference for the

remainder of the network (Narasimha, column 1, lines 30-35).

Response to Arguments

8. Applicant's arguments with respect to claims 1-22 have been considered but are moot in

view of the new ground(s) of rejection.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure.

a. Eldering et al., U.S. Patent 6,704,930, teaches that a synchronization manger

provides a reference clock and in an exemplary case, the reference clock is a stratum 3

network clock.

b. Czerwiec, U.S. Patent 5,640,512, teaches that if network synchronization is

required, it must be assumed that the connecting equipment has stratum clock traceability

from a separate source.

Page 5

Art Unit: 2663

Page 6

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Keith M. George whose telephone number is 703-305-6531. The examiner can normally be reached on M-Th 7:00-4:30, alternate F 7:00-3:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chau T. Nguyen can be reached on 703-308-5340. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Keith M. George 22 June 2004

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2600 6/23 67